

Compal confidential


Schematics Document

Mobile Penryn uFCPGA with Intel
Cantiga_GM+ICH9-M core logic

2008-01-01

機 密	等級	硬體二部
	產出人員	
	產出日期	
	解密日期	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORIZED PERSONNEL. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 1 of 46




Voltage Rails

O MEANS ON X MEANS OFF

power plane State	+B	+5VALW +3VALW	+1.8V	+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +2.5VS +1.8VS
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :



: means Digital Ground



: means Analog Ground

@ :	means just reserve , no build
45 @ :	means need be mounted when 45 level assy or rework stage.
DEBUG@ :	means just reserve for debug.
BATT @ :	means need be mounted when 45 level assy or rework stage.
CONN@ :	means ME part
ESATA @ :	means just reserve for ESATA
GS @ :	means just reserve for G sensor
FP @ :	means just reserve for Finger Print
Multi @ :	means just reserve for Multi Bay
NewC@ :	means just reserve for New card
DOCK@ :	means just reserve for Docking
Main@ :	means just reserve for Main stream
OPP@ :	means just reserve for OPP
2MiniC@ :	means just reserve for 2nd Mini card slot

USB assignment:

USB-0	Right side
USB-1	Right side
USB-2	Left side(with ESATA)
USB-3	Dock
USB-4	Camera
USB-5	WLAN
USB-6	Bluetooth
USB-7	Finger Printer
USB-8	MiniCard(WWAN/TV)
USB-9	Express card
USB-10	X
USB-11	X

PCIe assignment:

PCIe-1	TV /WWAN/Robeson
PCIe-2	X
PCIe-3	WLAN
PCIe-4	GLAN (Realtek)
PCIe-5	Card reader
PCIe-6	New Card

SMBUS Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	Thermal Sensor	SODIMM	CLK CHIP	MINI CARD	LCD	Cap sensor board	NEW CARD	G sensor
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X	V	X	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X	X	X	X
SMB_CK_CLK1 SMB_CK_DAT1	ICH9	X	X	X	X	V	V	V	X	X	V	V
LCD_CLK LCD_DAT	Cantiga	X	X	X	X	X	X	X	V	X	X	X

43154432L01 : Main@/DEBUG@/DOCK@/NewC@/FP@/ESATA@/GS@/Multi@/2MiniC@
 43154432L02 : Main@/DEBUG@/DOCK@/NewC@/FP@/ESATA@/GS@/2MiniC@
 43154432L03 : Main@/DEBUG@/DOCK@/NewC@/FP@/2MiniC@
 43154432L04 : OPP@/DEBUG@
 43154432L05 : OPP@/DEBUG@

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0


43154432L01 : UMA GM PA FF (SI-1)
 43154432L02 : UMA GM PR FF (SI-1)
 43154432L03 : UMA GL PR FF-
 43154432L04 : UMA GM OPP (SI-1)
 43154432L05 : UMA GL OPP

Cantiga GM45 B0(QR32) : SA00001P930
 ICH9M A2 ES2 Base : SA00002AN10


DA600007100 --->Main
 DAZ03V00100 --->OPP


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE SHEET NO. THE INFORMATION IT CONTAINS MAY BE USED BY THE CUSTODIAN TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title
				Notes List
				Size Document Number
				Customer Montevina Blade UMA LA4101P
				Date: Saturday, January 05, 2008
				Sheet 3 of 46
				Rev 0.3

www.vinifix.vn





www.vinafix.vn






ITP-XDP Connector





Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Penryn(1/3)-AGTL+/ITP-XDP	
Size	Document Number	Customer	Montevina Blade UMA LA4101P	Rev	0.3
Date	Saturday, January 05, 2008	Sheet	6	of	46




* Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.



CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.



Length match within 25 mils. The trace width/space/other is 20/7/25.







Mid Frequency Decoupling

Near CPU CORE regulator


ESR <= 1.5m ohm
Capacitor > 1980uF





11/21 Change ESR=7m ohm





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn(3/3)-AGTL+/ITP-XDP			
				Size	Document Number		Rev
				Custom	Montevina Blade UMA LA4101P		0.3
Date:		Saturday, January 05, 2008		Sheet	8	of 46	







Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	Cantiga(2/6)-DDR2 A/B CH		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORITY OF COMPANY ENGINEERS. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Customer	Montevina Blade UMA LA4101P	0.3	
				Date	Saturday, January 05, 2008	Sheet	
				10 of 46			




Strap Pin Table

CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The iTPM Host Interface is enable 1 = The iTPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chiper suite with no confidentiality 1 =(TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) * 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.

Solve 3G WWAN issue




Security Classification	Compal Secret Data			Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Cantiga(3/6)-VGA/LVDS/TV	
				Size	Document Number
				Custom	Montevina Blade UMA LA4101P
				Date:	Saturday, January 05, 2008
				Sheet	11 of 46





Issued Date: _____ Received Date: _____

THIS SET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS DRAWING IS TO BE TRANSFERRED TO THE CUSTODY OF THE COMPETITIVE DESIGN OR DEVELOPMENT DEPARTMENT. NO REPRODUCTION OR REUSE OF THIS DRAWING OR ANY INFORMATION CONTAINED HEREIN IS AUTHORIZED WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY INFORMATION CONTAINED HEREIN IS TO BE KEPT CONFIDENTIAL AND NOT DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.







Security Classification	Compal Secret Data			Compal Electronics, Inc. Cantiga(4/6)-PWR		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	Cantiga(4/6)-PWR	
THIS SET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND UNCLASSIFIED INFORMATION. THIS SET MAY NOT BE TRANSFERRED, COPIED, REPRODUCED, OR DISCLOSED TO ANY OTHER PERSON WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY VIOLATION OF THIS POLICY WILL BE PROSECUTED TO THE FULL EXTENT OF THE LAW.				Size	Document Number	Rev
				Custody	Montevina Blade UMA LA4101P	0
				Date:	Saturday, Janpal 05, 2008	Sheet 12 of 46



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2007/08/28		Deciphered Date		2006/03/10		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.								Cantiga(6/6)-PWR/GND			
Size		Document Number		Rev		Date		Saturday, January 05, 2008			
Custom		Montevina Blade UMA LA4101P		0.3		Sheet		14 of 46			


www.vinafix.vn





Security Classification		Compal Secret Data		Compal Electronics, Inc. DDRII-SODIMM SLOT1		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORITY OF COMPETENT ENGINEERS. NEVER THIS SHEET OF DRAWING INFORMATION IT CONTAINS BE USED BY ANY DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date	Montevina Blade UMA LA4101P	0.3
				Custom	Saturday, January 05, 2008	Sheet 15 of 46

<10> DDR_B_DQS#[0..7]
 <10> DDR_B_D[0..63]
 <10> DDR_B_DM[0..7]
 <10> DDR_B_DQS[0..7]
 <10> DDR_B_MA[0..14]


Layout Note:
Place near JP18



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V5





Layout Note:
Place these resistor closely JP3, all trace length Max=1.5"



Security Classification				Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10			Compal Electronics, Inc.	
						DDRII-SODIMM SLOT2	
						Montevina Blade UMA LA4101P	
						Rev 0.3	
						Date: Saturday, January 05, 2008	
						Sheet 16 of 46	

www.vinafix.vn


FSC CLKSEL2	FSB CLKSEL1	FSA CLKSEL0	CPU MHz	SRC MHz	PCI MHz	REF MHz	DOT_96 MHz	USB MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1	Reserved					



ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
PCI_CLK3	0 = Enable DOT96 & SRC1(UMA) 1 = Enable SRC0 & 27MHz(DIS)

The image shows two schematic diagrams for signal connections. Both diagrams feature a 3V3 power supply at the top, connected to a series of four resistors (R180, R181, R182, R183) with a value of 10K_0402_5%. The signal lines are shown in red.


- Left Diagram (ITP_EN):** The signal line is labeled **ITP_EN**. It is connected to the node between R180 and R181. A ground symbol is shown at the bottom.
- Right Diagram (PCI_CLK3):** The signal line is labeled **PCI_CLK3**. It is connected to the node between R181 and R182. A ground symbol is shown at the bottom.



② C215	2	1	CLK_48M_ICH
5P_0402_50V8C			
② C216	2	1	CLK_14M_ICH
4.7P_0402_50V8C			
② C217	2	1	CLK_PCI_ICH
4.7P_0402_50V8C			
② C218	2	1	CLK_PCI_EC
4.7P_0402_50V8C			
② C219	2	1	CLK_DEBUG_PORT_0
5P_0402_50V8C			


Security Classification		Compal Secret Data		Compal Electronics, Inc. Clock Generator CK505	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number Montevina Blade UMA LA4101P
				Date:	Saturday, January 05, 2008 Sheet 17 of 46

CRT Connector





CRT Termination/EMI Filter


11/07 Change CRT lounting NB-->Docking-->CRT connector




Security Classification	Compal Secret Data			Compal Electronics, Inc. CRT Connector		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 18 of 46




0308 Install all cap for EMI request.








0831 EMI request







Must close JLVDS1 pin 24 + 26



11/09 EMI reserver



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORITY OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date	Rev
				Saturday, January 05, 2008	0.3
				Sheet	19 of 46




A16 swap override Strap






PCI_GNT3# Low= A16 swap override Enable
High= Default *



Boot BIOS Strap

PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *







ICH_RSVD	HDA_SDOUT_CODEC
0	0
0	1
1	0
1	1


Security Classification	Compal Secret Data
Issued Date	2007/08/28
Deciphered Date	2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.	
Title	
Compal Electronics, Inc.	
Size	
Document Number	
Montevina Blade UMA LA4101P	
Date	
Saturday, January 05, 2008	
Sheet	
21 of 46	

www.vinafix.vn







HDD Connector




Place near HDD CONN (JP3)




Place near HDD CONN




CD-ROM Connector




Place caps. near ODD CONN.



Multi Bay




Place caps. near Multi Bay CONN.




ACCELEROMETER (ST)









VDDIO absolute man
rating is VDD+0.1




ACCELEROMETER (Bosch)






Mini Card 0--TV tuner/WWAN/Robson SIM card Connector




Mini Card 2---WLAN




New Card


Express Card Power Switch



Close to JEXP



Near to Express Card slot.



Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	WLAN, WWAN, New Card
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Rev 0.3
Date: Saturday, January 05, 2008				Sheet 26 of 46

(4.75V(4.56~4.94V))
300mA




SENSE A		SENSE B	
Port	Resistor	Port	Resistor
A	39.2K	E	39.2K
B	20K	F	20K
C	10K	G	10K
D	5.11K	H	5.11K


Security Classification		Compal Secret Data				
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AUTHORIZED BY COMPANY POLICY. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Codex_IDT9271B7		
				Size	Document Number	Rev
				Custom	Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 28 of 46

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPTON DEPARTMENT EXCEPT BY AUTHORITY OF COMPTON ELECTRONICS, INC. NEITHER THIS SHEET NOR ITS CONTENTS BE LOANED, REPRODUCED, COPIED, OR IN ANY MANNER DISCLOSED TO ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPTON ELECTRONICS, INC.


Left side USB Connector



Left side ESATA/USB combination Connector




Finger printer




BT Connector

Need change to New version



USB cable connector for Right side



Security Classification	Compal Secret Data			Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				USB, BT, eSATA	
				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date	Rev
				Saturday, January 05, 2008	0.3
				Sheet	30 of 46

[illegible]

The timing diagram shows three SPI signals:

- SPI FSEL:** Signal R230 (pin 33_0402_5%) and C307 (pin 15P_0402_50V8J). The signal transitions from high to low, with a timing parameter of 33_0402_5%.
- SPI CLK:** Signal R231 (pin 33_0402_5%) and C308 (pin 15P_0402_50V8J). The signal transitions from high to low, with a timing parameter of 33_0402_5%.
- SPI FWR#:** Signal R232 (pin 33_0402_5%) and C309 (pin 15P_0402_50V8J). The signal transitions from high to low, with a timing parameter of 33_0402_5%.

11/16 Change TO +3VALW

U28 AT24C16AN-10SI-2.7_S08

Pin 8: VCC

Pin 7: SCL

Pin 6: WP

Pin 5: SDA

Pin 4: GND

Pin 3: A2

Pin 2: A1

Pin 1: A0

0.1uF_0402_16V4Z (C711)

+3VALW


+3VALW

R552 100K_0402_5%

R557 100K_0402_5%


<32,33,37> SMB_EC_CK1

<32,33,37> SMB_EC_DA1




01/03 Change HDCP ROM to +3VS


Change from +3VL to +3VS. 6/9
Removed +3VS. 6/13




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title BIOS ROM			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORITY OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		Rev
					Montevina Blade UMA LA4101P		0.3
				Date:	Saturday, January 05, 2008	Sheet	31 of 46




System LED




T/P Board (Inclue T/P_ON/OFF)




Capacitor Sensor Conn




T/P Board Conn




ON/OFF Button Connector




Keyboard backlight Conn



Mini card LED



Lid Switch Connector








Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORIZED PERSONNEL. IT IS THE POLICY OF COMPAL ELECTRONICS, INC. TO PROTECT THE INFORMATION IT CONTAINS FROM BEING DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				KBD, ON/OFF, SW, CIR	
				Montevina Blade UMA LA4101P	
				Rev	0.3
				Date	Saturday, January 05, 2008
				Sheet	33 of 46


www.vinafix.vn

Atlas/ Saturn Dock






DOCK_PWR_ON Spec
0V = Notebook S4/S5, Dock off
2.5V = Notebook S3, Dock on
4V = Notebook S0, Dock on



Dock PRESENT




MIC_Dock




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	DOCK CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Montevina Blade UMA LA4101P
				Date	Saturday, January 05, 2008
				Sheet	34 of 46
				Rev	0.3


+5VALW to +5VS Transfer





+3VALW to +3VS Transfer





DIM LED






+1.8V to +1.8VS Transfer




Discharge circuit




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORITY OF THE COMPETENT DIVISION. IN NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date	Rev
				Saturday, January 05, 2008	0.3
				Sheet	36 of 46



PH1 under CPU bottom side :
 CPU thermal protection at 90 +-3 degree C
 Recovery at 47 +-3 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC.				DC Connector/CPU OTP	
Size	Document Number	Montevina Blade UMA LA4101P		Rev	0.3
Date:	Saturday, January 05, 2008	Sheet	37 of 46		




Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Charger	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT STRICTLY CONFIDENTIAL AND NOT TO BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date	Rev
				Saturday, January 05, 2008	0.3
				Sheet	38 of 46

www.vinifix.vn




Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	3.3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Rev	0.3
Date:		Saturday, January 05, 2008		Sheet	39 of 46




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPT. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.				1.05V_VCCP	
Size	Document Number	Montevina Blade UMA LA4101P		Rev	0.3
Date:	Saturday, January 05, 2008	Sheet	40 of 46		


www.vinalix.vn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date	Saturday, January 05, 2008
				Sheet	41 of 46
				Rev	0.3



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title	0.9VP/1.1V PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date:	Saturday, January 05, 2008
				Sheet	42 of 46



www.vinamatrix.vn

Compal Electronics, Inc.			
Title	+CPU_CORE		
Size	Document Number	Rev 0.3	
Custom			
Date	Saturday, January 05, 2008	Sheet	43 of 46

Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
1	Transation Fail	08	C41、C42、C43、C44 Change ESR=7m ohm	11/21	SI-1
2	Disable TV out function from Docking	11、34	R61、R62、R63 change to 75 Ohm、TV_DCONSEL_0、TV_DCONSEL_1 connect to GND	11/07	SI-1
3	Update Connetor Library		CRT(JCRT1)、HDMI(JHDMI1)、ESATA(JP53)、Finger print(JJP24)、FAN(JP2)、Speaker(JP60)、Multi bay(JP12)、Dual LED(D53、D12)	11/17	SI-1
4	Delete LVDS B channel	11、19	Schematic Delete	11/17	SI-1
5	USB camera Footprint error	19	Change U42 to G916-390T1UF SOT23, it adjustable mode, R1091=215K、R1093=100K	11/07	SI-1
6	Reserve Card reader D3E function	22、27	GPIO6= CR_CPPE#、GPIO22=CR_WAKE#	11/17	SI-1
7	Swap PCIE LAN and New card	22	Swap PCIE4 and PICE6	11/17	SI-1
8	Add HDCP ROM for ICH9M	22、31	Add HDCP ROM for ICH9M	11/17	SI-1
9	Change G sensor control from SB、LED drive by +5VS	22、33	Change G sensor control from SB	11/17	SI-1
10	Avoid Battery mode can't boot issue	22、39	Add +3VALW GD to EC_RSMRST# to fix Battery mode can't boot issue	11/17	SI-1
11	Add G sensor ST and Bosch	24	Add G sensor ST and Bosch	11/17	SI-1
12	Change LAN solution (Marvell to Realtek)	25	Change LAN solution (Marvell to Realtek)	11/17	SI-1
13	LAN can't work	25	U46 Change to correct transformer type	11/17	SI-1
14	Cardreader schematic review and update, add D3E function	27	R709-->10K、R402-->8.2K、R704-->Stuff、R705-->@、U37-->@、Cardreader LED-->+5VS、add D3E function	11/17	SI-1
15	Jack can't detect normal	28	R1059 change from 39.2 to 39.2K	11/17	SI-1
16	Speaker work un normal	28	Add and Stuff C1362、R1065、R596	11/17	SI-1
17	HP audio team recommend	28、29	C285-C292、C1352、C1354 change to 0.022U、Amp output setup to 15.6 dB、Reserve C305、C306 for GNDA and GND	11/17	SI-1
18	Audio jack can't detect normal	29	Add Pull up resistor R401 to +3VALW	11/17	SI-1
19	Docking HP audio test fail	29	Add C295、C296 to avoid DC level, and add R409、R410 to reduce HP out level	11/17	SI-1
20	Leakage problem	32	Correct direction prectect leakage	11/07	SI-1
21	EC pin define update	32	Delete EC_PME#、SYSON PU、SUSP# PU、LID_SW# change to +3VALW、Delete CLKRUN#、R582->@ for C0 chip、CIR PU+5VL、add 100P to BATT_OVP(EC recommend)	11/07	SI-1
22	Can't Hibernation(SLP_S4#)	32	Connect SLP_S4# to SB	11/17	SI-1
23	EC can't receive docking present	34	CONA# change +3VL	11/12	SI-1
24	HDMI can't detect	35	DDC_EN must enable、TMDS_B_HPDP# inverse	11/07	SI-1
25	LVDS power on timing	19	C238 change to 0.047u to meet TI timing	01/03	SI-2
26	Prevent WWAN nosie	21	Add 12p on HDA_SDOUT and HDA_SDOUT	01/03	SI-2
27	Power leakage	21、31	Change HDCP ROM to +3VS power plane	01/03	SI-2
28	Prevent WLAN leakage	26	Add Diode prevent WLAN leakage	01/03	SI-2

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT BY AUTHORIZED PERSONNEL. NO PART OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 44 of 46

Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
29	New card PTH connector GND	26	New card PTH connector GND	01/03	SI-2
30	Change Cardreader LED control	27	Change Cardreader LED control	01/03	SI-2
31	Change SPDIF to SPDIF1	28	Change to SPDIF1	01/03	SI-2
32	Shut down pop noise	29	Change C293 to 1U	01/03	SI-2
33	Change BT power to +3VS	30	Change BT power to +3VS	01/03	SI-2
34	EMI Request	31	SPI_FSEL#、SPI_CLK_R、SPI_FWR# reserver RC	01/03	SI-2
35	Reserver 0 ohm co lay with common choke	35	Reserver 0 ohm co lay with common choke	01/03	SI-2
36	Sparate+5VS and +3VS power timing	36	Sparate+5VS and +3VS power timing	01/03	SI-2
37	Keyboard backlight reserve a 0805 size resistor	33	Keyboard backlight reserve a 0805 size resistor	01/03	SI-2
38	Change Lid switch connector type	33	Change Lid switch connector type	01/03	SI-2
39					
40					
41					
42					
43					
44					
45					
46					
47					
48					
49					
50					
51					
52					
53					
54					
55					
56					

Version Change List (P. I. R. List) for Power Circuit

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	37	DC Connector /CPU_OTP	11/06	Compal	Add PD4 & PC12	Add PD4 & PC12	
2	39	3.3VALWP/5VALWP	11/06	Compal	for Layout	Change PQ301 cancel PQ303	
3	38	Charger	11/06	Compal	EMI solution	Add pc128	
4	43	+CPU_CORE	11/06	Compal	EMI solution	Add PC240	
5	39	3.3VALWP/5VALWP	11/14	Compal	for Layout	Change PL303 and PC310	
6	38	Charger	12/31	Compal	EMI solution	Add PC129, PC130, PC131, PC132, PC133	
7	43	+CPU_CORE	12/31	Compal	EMI solution	Add PC242	
8	39	3.3VALWP/5VALWP	12/31	Compal	PWR request	Add PU302, control signal changed to ACOFF	
9							
10							
11							
12							
13							
14							